Redirecting to deep profile of Pankaj Garg at Coreic Technologies...
Click here to continueBelow are the verified contact details to help you connect directly:
Email: pan*****@cor******.com
Mobile: 75212*****
Estimated Net Worth: ₹0 – ₹500+ Cr (approx. $0 – $60M)
- Pankaj Garg co-founded CoreIC Technologies Pvt Ltd in March 2024, taking on the role of Founder & CEO, responsible for steering the company's vision and strategic direction in the semiconductor industry.
- Prior to establishing CoreIC Technologies, Pankaj Garg held significant positions at UST as the Practice & Delivery head for Pre-silicon from January 2022 until March 2024, where expertise was applied to enhance pre-silicon verification processes.
- From July 2018 to January 2022, Pankaj served as the Director of Design Verification at SeviTech Systems Pvt. Ltd., contributing to the development and execution of verification strategies.
- Pankaj also held the title of Director of Hardware Engineering at Mirafra Technologies from January 2018 to June 2018, overseeing engineering teams and project deliverables.
- At Mirafra Technologies, Pankaj previously worked as a Senior Manager from April 2017 to December 2017, where responsibilities included managing verification teams and enhancing operational efficiencies.
- Pankaj initially contributed as a Verification Manager at Mirafra Technologies from April 2014 to March 2017, cultivating robust verification methodologies within the organization.
- From May 2010 to November 2011, Pankaj was employed at Transwitch as an SMTS, providing significant contributions to the design and verification processes.
- Pankaj began a career in design verification as a Design Verification Engineer at Whizchip Design Technologies Pvt Ltd from January 2009 to April 2010, engaging in various critical verification projects.
- Prior to Whizchip, Pankaj was a VLSI verification engineer at Amicus Wireless from December 2007 to January 2009, gaining foundational experience in the verification of VLSI designs.
- Pankaj's journey commenced at Chip Integration Technologies Ltd as a Verification Engineer from August 2005 to November 2007, establishing a strong base in verification techniques and methodologies.